## IN THE CLAIMS:

 (Currently Amended) A semiconductor device comprising: peripheral electrodes formed on an outermost portion a periphery of a semiconductor chip:

internal electrodes formed inside the peripheral electrodes on the semiconductor chip; and

circuits formed in the semiconductor chip,

wherein the peripheral electrodes are connected to the circuits by an internal line, and the internal electrodes are connected to the circuits and the peripheral electrodes by the internal line, said internal line being covered by an insulating layer, and

wherein a same signal is either an input and/or output either to or from both the internal electrode and the peripheral electrodes, and

wherein rewiring is connected <u>exclusively</u> to either the peripheral electrodes <u>which are not connected to the internal electrodes</u> by the internal lines, or to the internal electrodes <u>which are connected to the peripheral electrodes by the internal lines</u>, and a wire is connected <u>only</u> to the peripheral electrodes connecting to external terminals using wire bonding, said peripheral electrodes <u>and said internal electrodes</u> being formed within <u>an opening</u> openings provided in said insulating layer.

- (Original) A semiconductor device according to Claim 1, wherein the internal electrodes are smaller than the peripheral electrodes
- 3. (Original) A semiconductor device according to Claim 1, wherein the internal electrodes comprise at least one selected from the group consisting of a power supply terminal, a ground terminal, and a clock terminal.
- 4. (Previously Presented) A semiconductor device according to Claim 1, wherein the peripheral electrodes not connected to the internal electrodes are used as terminals for RF signals.
- 5. (Currently Amended) A semiconductor device comprising: peripheral electrodes formed on <u>an outermost portion</u> <del>a</del> periphery of a semiconductor chip;

internal electrodes formed inside the peripheral electrodes on the semiconductor chip; and

circuits formed in the semiconductor chip,

wherein the peripheral electrodes are connected to the circuits by an internal line covered by an insulating layer, the internal electrodes are connected to the circuits and the peripheral electrodes by the internal line, and the internal

electrodes are also connected to rewired lines, the rewired lines formed above the internal electrodes with an insulating layer therebetween, and at ends of the rewired lines formed area array electrodes, and said peripheral electrodes and the internal electrodes being formed within openings provided in said insulating layer, and

wherein the rewired lines are connected to the peripheral electrodes which are not connected to the internal electrodes by the internal line, and the rewired lines are not connected to the peripheral electrodes which are connected to the internal electrodes by the internal line.

 (Currently Amended) A semiconductor device comprising: peripheral electrodes formed on an outermost portion a periphery of a semiconductor chip;

internal electrodes formed inside the peripheral electrodes on the semiconductor chip;

area array electrodes connected to selected one of the peripheral electrodes and the internal electrodes and formed on the semiconductor chip; and

circuits formed in the semiconductor chip,

wherein the peripheral electrodes are connected to the circuits by an internal line covered by an insulating layer, the internal electrodes are connected to the circuits and the

peripheral electrodes by the internal line, and the area array electrodes comprise first area array electrodes connected to the internal electrodes by rewired lines and second area array electrodes connected to the peripheral electrodes which are not connected to the internal electrodes by an internal line by rewired lines, said peripheral electrodes and the internal electrodes being formed within openings provided in said insulating layer; and

wherein the area array electrodes are not connected to the peripheral electrodes which are connected to the internal electrodes by the internal line.

- 7. (Original) A semiconductor device according to Claim 6, wherein the first area array electrodes comprise at least one selected from the group consisting of a power supply terminal, a ground terminal, and a clock terminal.
- 8. (Previously Presented) A semiconductor device according to Claim 6, wherein the second area array electrodes are used as terminals for RF signals.

5